HDI Stackup Choices: 1+n+1 vs 2+n+2 vs 3+n+3

HDI PCB stackup selection fixes the practical ceiling for routing density before placement begins. In a high-density interconnect (HDI) printed circuit board, 1+N+1, 2+N+2, and 3+N+3 describe how many HDI build-up layers sit on each side of a conventional core. For fine-pitch ball grid arrays (BGAs), the right HDI structure determines whether fan-out closes cleanly.

A PCB designer should match the stackup type to the package, pitch, and impedance targets. A 1+N+1 HDI stackup supports moderate density, while a 2+N+2 HDI stackup handles dense commercial products. A 3+N+3 build serves advanced PCB layouts where space leaves no routing margin.

HDI Stackup Notation and Via Types

HDI stackup notation defines where the build-up layers sit and how signals move between them. The notation matters because each HDI layer changes routing access via structure and process demand. In practical HDI PCB stackups, notation gives both the circuit board design team and the fabricator a shared view of the PCB stack-up before detailed routing starts.

What “i+N+i” means in HDI design

The format “i+N+i” names a symmetric stack with HDI build-up layers on both sides of a conventional core. The i value shows the number of sequential HDI tiers on the top and bottom, and the N value shows the inner core layer count. A 1+N+1 stackup has one build-up tier per side, 2+N+2 has two tiers per side, and 3+N+3 has three tiers per side.

Via types used in HDI stackups

Microvias create short, laser-drilled connections between adjacent layers. Blind vias connect an outer layer to an inner layer without crossing the full board, and buried vias stay inside the core. Stacked microvias sit directly above each other to save area, and staggered microvias shift sideways to reduce stress. Via-in-pad places the via inside a component pad and needs copper filling before assembly.

How via strategy maps to 1+N+1, 2+N+2, 3+N+3

Via strategy changes with each type of HDI PCB stackup because routing access expands as build-up tiers increase. A 1+N+1 design relies on single-depth microvias plus core vias, and a 2+N+2 PCB adds a second microvia tier for tighter BGA escape. A 3+N+3 build can use taller via structures and dense via-in-pad fields, but manufacturing HDI PCB structures at that level needs tighter registration control.

1+N+1 HDI Stackup: First-Order, Cost-Optimized HDI

A 1+N+1 HDI stackup gives a board one HDI tier on each side of the core. The structure adds density where surface components need it and keeps the inner stack closer to a standard multilayer board. The result fits common HDI PCB work where the design density exceeds conventional routing but does not require several microvia tiers.

Structure and sequential lamination

A 1+N+1 stackup starts with an N-layer core that carries planes, inner signals, and deeper vertical transitions. One HDI layer is laminated onto each side, then laser-drilled microvias connect the outer copper to the adjacent inner copper. Through-holes and buried vias handle core-level interconnects, so the outer microvias don’t need to span multiple layers.

Design envelope and typical use cases

1+N+1 fits boards with moderate component density and BGA pitch near 0.65 mm to 0.8 mm. It works well when single-depth microvias can clear the first escape rows, and a 3/3 mil line and space can carry the remaining routes. Wearables, compact industrial modules, and cost-controlled mobile accessories often use this stackup type when the board area needs trimming.

Cost, yield, and DFM considerations

1+N+1 keeps HDI PCB fabrication inside a lower-risk process window because it uses fewer build-up operations. The fundamental design rules focus on single-layer microvia spans, copper balance, and practical drill-to-pad geometry. The layout reaches its limit when BGA escape needs a second vertical routing tier or trace geometry moves toward very fine line and space.

2+N+2 HDI Stackup: Mainstream High‑Density Workhorse

A 2+N+2 HDI PCB stackup gives the board two HDI tiers on each side of the core. The added tier lets signals escape denser packages without pushing every connection through the main core. The structure has become a common HDI stackup for advanced commercial boards that need more routing channels than 1+N+1 can supply.

Structure and manufacturing process

A 2+N+2 HDI stackup places two sequential build-up layers above the core and two below it. One microvia set usually connects L1 to L2, and the second connects L2 to L3. The bottom side mirrors the same pattern, so the stack supports denser top-side and bottom-side routing. Manufacturing HDI at this level requires controlled lamination and repeatable laser drilling.

Design envelope and application scenarios

A 2+N+2 PCB fits many designs with 0.4 mm to 0.5 mm BGA pitch and higher pin counts. The extra routing depth supports power breakout, controlled impedance, and shorter high-speed transitions. Smartphones, 5G modules, compact laptops, and automotive electronics often use this stackup type when thin outlines and high pin density share the same board.

Stacked vs. staggered microvias in 2+N+2

Stacked microvias conserve routing space because one tier sits directly over another. Staggered microvias use more horizontal room, but the offset path reduces mechanical stress and improves plating margin. Via-in-pad under dense BGAs often pushes the layout toward stacked structures, so the HDI PCB manufacturer must qualify filling and planarization before release.

Cost, yield, and DFM Rules for 2+N+2

2+N+2 adds cost through its second build-up pair and the tighter registration it requires. Design and manufacturing review should confirm drill sizes, dielectric thickness, and via-in-pad rules before placement hardens. A reliable HDI PCB at this level requires drill pairs defined to match the fabricator’s specific process rather than generic HDI assumptions.

3+N+3 HDI Stackup: Extreme Density and Miniaturization

A 3+N+3 stackup adds three HDI build-up layers to each side of the core. The extra tiers allow dense vertical escape paths under fine-pitch packages and shorten many signal transitions. This stackup type belongs in complex PCB work where 2+N+2 can’t support the pin count, thickness, or routing channel demand.

Structure and process complexity

A 3+N+3 structure supports three microvia tiers per side and dense via-in-pad routing. The stack can move signals through multiple short vertical transitions instead of relying on wide fan-out channels. Manufacturing requires precise lamination registration, copper filling, and inspection across each HDI build stage. Each stacked interface must survive plating and thermal cycling.

When 3+N+3 is technically justified

3+N+3 makes sense when the board combines fine BGA pitch, severe area limits, and high-performance PCB requirements. High-performance computing modules, radio-frequency systems, and dense medical electronics can require this routing depth. The structure can protect signal integrity in HDI PCB layouts because short transitions reduce stub length and keep return paths tighter.

Cost, yield, and DFM guardrails

The strongest guardrails for 3+N+3 involve stacked microvia height, registration tolerance, and copper balance. The layout should avoid unnecessary vertical columns because every stacked joint adds failure exposure. Dielectric thickness must support impedance targets, and via-in-pad filling needs verification before assembly data goes out.

Any-Layer / ELIC HDI As the Advanced Case

Any-layer HDI removes the usual separation between core routing and build-up routing. Every layer can connect through stacked microvias, giving the board direct vertical access across the full layer set. Every-layer interconnect (ELIC) sits beyond the standard HDI stackup types because its manufacturing burden is far higher.

Any-layer structures fit advanced HDI PCB designs where space savings justify difficult fabrication. Dense mobile hardware, radio modules, and miniaturized control electronics can use the architecture when every square millimeter matters. The design only makes sense when routing freedom has more value than the yield loss that can come from stacked interfaces.

Key Design Decision Matrix: When to Choose 1+N+1, 2+N+2, Or 3+N+3

Selecting an HDI stackup starts with package pitch and routing demand. Signal speed, target thickness, and budget then narrow the stackup type that can support the board design. The decision should be based on measured congestion and channel requirements, rather than a preference for the most advanced PCB structure.

Core design drivers

BGA pitch sets the first pressure point because escape routing drives the number of microvia tiers. Component density shapes the amount of horizontal channel space left between pads. Signal speed raises the need for stable reference planes and controlled transitions. The budget defines how much HDI PCB production complexity the project can handle.

Design Factor	1+N+1 Best Fit	2+N+2 Best Fit	3+N+3 Or Any-Layer Best Fit
BGA pitch	0.65 mm to 0.8 mm	0.4 mm to 0.5 mm	Below 0.4 mm
Component density	Moderate	High	Extreme
Layer target	Up to 10 layers	8 to 16 layers	14 or more layers
Cost pressure	High	Balanced	Performance-led
Speed or RF demand	Moderate	High-speed	Very high-speed or RF

Design tips for choosing the right HDI stackup

Evaluate each of the following factors before committing to a stackup:

• Compare package pitch against available microvia tiers
• Place high-speed routes next to clean reference planes
• Reserve via-in-pad for the densest component fields
• Confirm material thickness before impedance modeling
• Check drill pairs before placement starts

DFM Considerations and HDI Cost Drivers

DFM controls whether an HDI PCB stackup can move from CAD data into repeatable PCB production. HDI PCB design guidelines should define microvia diameter, pad size, dielectric thickness, and minimum spacing before routing. Strong PCB design and manufacturing discipline prevent late-stage edits that change impedance or push features outside the process window.

Core DFM rules across HDI stackups

Copper balance across opposing layers, clean drill-pair definitions, and via-in-pad features that follow the fabricator’s filling process are the baseline requirements across all HDI stackup types. Vague via spans are a common source of fabrication questions after release—explicit drill-pair documentation prevents those delays and protects schedule integrity.

Main HDI cost drivers

HDI PCB costs rise from added material, tighter imaging, and more process control. Main cost drivers include laser drilling, sequential lamination, copper filling, inspection, and premium low-loss laminates. Fine lines, dense via-in-pad fields, and stacked structures increase the load further because they narrow the process window. Cutting unused complexity is the most direct way to control HDI PCB production cost.

WellPCB’s HDI Capability and The Next Steps

WellPCB supports HDI PCB manufacturing for blind vias, buried vias, stacked microvias, and via-in-pad structures. WellPCB’s HDI capability covers 1+N+1 through 3+N+3 builds, with laser-drilled microvias to 3 mil minimum, minimum track and space at 3 mil, and sequential lamination for multi-order stack-ups. The process supports both PCB fabrication and full PCBA for projects requiring controlled lamination, fine-line imaging, and IPC 610 Class 3–certified inspection for high-density routing.

WellPCB’s engineering team can review a board design against fabrication limits before release. Sharing the BGA map, target thickness, impedance needs, and preferred stackup type allows the team to check the design against real process capability and flag any drill structure, via-in-pad, or material issues before they reach production. Teams ready to move forward can request a quote directly and receive a response within 48 hours.

HDI Stackup Choices: 1+N+1 vs 2+N+2 vs 3+N+3 FAQs

Can I change from 1+N+1 to 2+N+2 after the layout has started?

Changing stackup type mid-layout typically forces significant rework. Via structures, escape routing, and layer assignments are all tied to the original stack-up. The earlier the stackup decision is locked, the less costly any revision will be—ideally before detailed placement begins.

Do all HDI fabs support stacked microvias for 2+N+2 and 3+N+3?

Not all China PCB manufacturers are qualified for stacked microvia structures. Stacked vias require copper filling, planarization, and tighter registration control at each build-up stage. Confirm the fabricator’s specific process qualification for stacked interfaces before committing to a stackup that requires them.

How does BGA pitch determine which HDI stackup I need?

BGA pitch sets the number of escape routes available between pads and directly determines how many microvia tiers are needed to fan out all signals. As a practical guide: a 0.65–0.8 mm pitch suits 1+N+1, 0.4–0.5 mm pitch typically requires 2+N+2, and anything below 0.4 mm generally needs 3+N+3 or any-layer HDI.

What DFM information should I share with a manufacturer before the stackup is finalized?

Share the BGA map, target board thickness, impedance requirements, and your preferred stackup type. WellPCB’s engineering team can review the design against real fabrication process capability and flag any drill structure, via-in-pad, or material issues before production begins.

Back to Top: HDI PCB Stackup Choices: 1+N+1 vs. 2+N+2 vs. 3+N+3